## APPENDIX

Condition Codes	Description	Flags
0 0 0 0	Unconditional	Don't care
0 0 0 1	Lower than, Carry	C
0 0 1 0	Lower than or same	C+Z
0 0 1 1	Higher than	c.z
0 1 0 0	Higher than or same, No Carry	-c
0 1 0 1	Equal, Zero	z
0 1 1 0	Not equal, Not zero	- <b>2</b>
0 1 1 1	Less than	(N. V)+(N.V)
1000	Less than or equal	(N.V)+(N.V)+z
1001	Greater than	(N.V. Z)+(N. V. Z)
1010	Greater than or equal	(N.V.)+(N. V)
1011	Positive	N. Z
1 1 0 0	Negative ·	N
1 1 0 1	Non-negative	-N
1110	Overflow	V
1111	No overflow	v

## CONDITION CODES SUMMARY

scodes/	dcodes	PO:MFLAGS P1:OPTIONS	C0:LC1 C1:LC2	L0:LE1 L1:LE2
		P2:SYNC/PP#	C2:LC3	L2:LE3
000:D0-D7	100:C0-C7	P3: Inten	C3:RC1	L3:LS
001:P0-P7	101:L0-L7	P4: Intflg	C4:RC2	L4:reserve
010:A0-A7	110:Q0-Q7	P5: SR	C5:RC3	L5:reserve
011:X0-X7	111:MO-H7	P6:RET	C6:reserved	L6:reserve
		P7:PC	C7:reserved	L7:reserve

## RECISTER CODES SUMMARY

2 bits	4 bits
0 0 = +	0 0 0 0 = 3op 1 0 0 0 = push1/pop1
0 1 - X+m	0001 = X+m 1001 = I+m
10 = -1=	0 0 1 0 = PushRet 1 0 1 0 = move
1 1 = 1+m	0 0 1 1 = X-m 1 0 1 1 = I-m
	0100=+X 1100=+I
	0 1 0 1 = +Xm
	0110 = -X 1110 = -I
	0 1 1 1 = -Xm

## ADDRESSING MODE CODES SURMARY

Syntax ABS src,dst


Operation  $|src| \rightarrow dst$ 

Operands

D,D With parallel transfers

any, any No parallel transfers

Routing



Encoding

31		27		2	2	19	16			1:	L	8	5					0
0	0 0 0			$\cdot$	SIC	dst	Π		P	arı	11e1	tran	ste	r s				
0	0 0 0		• •	$\cdot$	src	dst	0	0	0	0	scde	dcd	• 0	0	0	0	0	0

Description The absolute value of src is loaded into dst.

Status Bits N - Set to 0.

C - Unaffected.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

ADD srcl,src2 Ast

Operation  $src1 + src2 \rightarrow dst$ 

Operands

D,D,D With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D No parallel transfers

any, I, src1 No parallel transfers

Routing





**Encoding** 

313	30			27			:	22 :	19	16	15			1	11	8	5	2		0
1		SE	c2		•		•	srcl	dst	Γ			₽	8.1	rallel	trans	fers			
1		SE	c2				٠	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1					srcl	dst	H				1	bit :	immedi	ate			
0	0	1	1			•		code	dst	H	Γ			1(	5 bit :	immedi	ate			

Description The sum of src1 and src2 is loaded into dst. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Uneffected

Syntax ADDC src1,src2,dst

Operation  $src1 + src2 + C \rightarrow dst$ 

**Operands** 

D,D,D With parallel transfers


any, D, any No parallel transfers

D, any, any No parallel transfers

D,I,D No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

31	30	)		27				_ ;	22	19	16	15			;	11	8	5		2		0
1		SI	<b>c</b> 2	·	•	•		•	srcl	dst				1	Pa	rallel	tran	sfers				
1		SE	c2	ŀ	•	•		•	srcl	dst	0	0	0	0	0	scdel	ded	e scd	2	0	0	Ö
0	1	1	1		•	•	•	•	srcl	dst	н	Ι	-		1	6 bit	med	iate				
0	0	1	1		•	•	•	•	code	dst	н				10	6 bit	med	iate		_		

Description The sum of src1 and src2 and the Carry flag is loaded into dst. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - 1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

ADDM srcl\_src2.dst

Operation

 $src1 + + + + / + + / + src2 \rightarrow dst$ 

**Operands** 

D,D,D

With parallel transfers


any, D, any No parallel transfers

D, any, any No parallel transfers

D.I.D No parallel transfers

any,I,srci No parailel transfers

Routing



Encoding

313	30	27				2	22 1	19	16	1.5			;	11	8	5	2		0
1	src2						srcl	dst	T			F	2	rallel	trans	fers			
1	src2			•	٠	•	srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1 1 1	1	٠				srcl	dst	H				1	bit :	immedi	ate			
6	0 1 1	Т					code	det	T <sub>B</sub>	Г			1	S hit :	madi	444			

Description The ALU bits in the OPTIONS register are used to split the ALU into four seperate bytes, two seperate half-words, or one word. The sum of each individual portion of src1 and src2 is loaded into dst. The individual carries are stored into the 4, 2 or 1 least-significant M bits respectively. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits The carries from

The carries from the individual adds are stored in the least-significant 4, 2 or 1 M bits, according to the ALU option bit values.

Syntax AND src1, src2, dst

Operation src1 AND src2 -> dst

Operands

D,D,D With parallel transfers

any, D, any No parailel transfers


D, any, any No parallel transfers

D,I,D No parallel transfers

any,I,src1 No parallel transfers

Routing





Encoding

313	30			27				2	22 :	19	16	15			:	11	8	5	2		C
1		SE	c2	·		•	•		srcl	dst	T			1	24.	rallel	trans	fers			
1		3 E	c2		•	•		•	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	·		•	•	•	srcl	dst	H				10	bit:	immedi	ate	<u> </u>		_
0	0	1	1		•			•	code	dst	Н	Γ			10	bit :	immedia	ate			_

Description The AND of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

ANDN src1,src2,dst

Operation src1 AND (NOT src2) -> dst

Operands

D,D,D

With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D.I.D

No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

3130 27 22

		 		1013	**	•	3	4	u
1	src2	 . src1	dst.		Parallel	trans	fers		
1	src2	 . srcl	dat	000	0 0 scdel	dcde	scde2	0	0 0
0	1 1 1	 . srcl	dst	H	16 bit	immedi	ate		
0	0 1 1	 . code	det	н	16 bit	immedi	ate		

Description The AND of src1 with the 1s complement of src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Upoffected


BRcond 24 bit immediate

Operation 24 bit Immediate + PC conditionally loaded into PC

Operands

I No parallel transfers

Routing



ALU

Encoding

31	27	23 . 0
0 0 1 0	cond.	24 bit immediate

Description The 24 bit immediate is added to the 24 bit Program Counter, and conditionally returned to the PC.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - Unaffected

M Bits Unaffected

CLRB src1.src2.dst

Operation src1[src2]:=0, src1' -> dst

Operands

C,D,D With parallel transfers


any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D No parallel transfers

any, I, src1 No parallel transfers

Routing





**Encoding** 

<i>31.</i>	<b>3</b> 0			21				. 4	22	19	16:	15				11	8	5	2		0
1		32	<b>c</b> 2		•	•		•	srcl	dst				1	Pai	rallel	trans	fers			
1		sr	c2		•	•	•	•	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	·		•	•	•	srcl	dst	H	Г		-	1(	bit :	medi	ate	1		
0	0	1	1	•	•	•		•	code	dst	H				10	bit :	immedi	ate			

Description The bit within src1 pointed to by the least-significant 5-bits of src2 is set to zero. The result is loaded into dst. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits Unaffected

CMP src1,src2

Operation src1 - src2, status bits set on result.

Operands

D.D With parallel transfers


any.D No parallel transfers

D, any No parallel transfers

D.I No parallel transfers

any,I No parallel transfers

Routing



Encoding

31.	30	)		- 7	27				2:	2 :	19			L 63	15				11	8			5	2		0
1		3	r	:2	·		•			srcl	0	0	0				1	? <b>a</b> :	rallel	t	ra:	ns:	fers			
1	Ī		F	:2	·	•	•		T	srcl	0	0	0	0	0	0	0	0	scdel	0	0	0	scde2	0	0	0
0	J	l.	1	1	•	•	•		T	srcl	0	0	0	H				1	bit:	im	me	qi.	ate			
0	(	)	1	1				•	T	code		sr	cl	H				1	bit .	im		di	ate			

Description src2 is subtracted from src1, but the result is not loaded into any destination. The status bits are set according to the result. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax CMPM src1\_src2

Operation src1 ---/- src2, M bits set on result(s).

Operands

D,D With parallel transfers


any,D No parallel transfers


D,any No parallel transfers

D,I No parallel transfers

any,I No parallel transfers

Routing





Encoding

31:	3(	)			27					22	19			16:	15			:	L1	8			5	2		0
1		\$	r	<b>c2</b>	·	•	•	•	•	srcl	0	0	0				1	?a:	rallel	tı	: au	3.8	(ers			
1		3	r	:2	•	•		•		srcl	0	0	0	0	0	0	0	0	scdel	0	0	0	scde2	0	0	0
0	1	l	1	1	•	•	•	•		srcl	0	0	0	H	Γ			10	bit:	ime		11.	ate	<u> </u>		
0	(	)	1	1	•		٠			code		3 2 (	cl	H				10	bit :	Lma		111	ate.			

Description The ALU bits in OPTIONS are used to split the ALU into four seperate bytes, two seperate half-words, or one word. The portions of src2 are subtracted from src1 and then each result is compared with zero. The individual zero bits are stored into the 4, 2 or 1 least-significant M bits respectively. Carry flag is loaded into dst. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits The zero bits of the individual compares are stored into th 4, 2 or 1 least-significant M bits, according to the ALU option bits.

DIVI src1, src2, (src1)

Operation If src1 - src2 < 0, then  $src1 := src1 \times 2$ , else  $src1 := ((src1 - src2) \times 2) + 1$ 

Operands

D,D,srcl With parallel transfers


any, D, srci No parallel transfers

D, any, src1 No parallel transfers

D,I,src1 No parallel transfers

any, I, srci No parallel transfers

Routing



Encoding

313	30			27				- 2	22	1,9	$\overline{}$	-/-	16	15				11	8			5	2		0
1		SI	c2	ŀ	٠	•	•	•	srcl	0	0	0				1	28.1	allel	*	. E	19:	ers	_		
1		sr	<b>c</b> 2	ŀ	•	•	•	٠	srcl	0	0	0	9	0	0	0	0	scdel	0	0	\$	scde2	0	0	0
0	1	1	1	ŀ	•		•	•	srcl	0	0	0	7				10	bit	7	me (	11	ate			
0	0	1	1	Ŀ	•	•	•	•	code	1	<b>32</b> 4	ત	H				10	bit:	im		111	ate			

Description src2 is subtracted from src1. If the result is negative then src1 is left-shifted by one bit, and a zero is inserted into bit 0. This is then loaded into src1. If however the result is zero or positive then the result of the subtraction is left-shifted one bit and a 1 is inserted into bit 0. This is then loaded into src1. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - Unaffected

M Bits

Unaffected

**IDLE** 

Operation wait for an enabled interrupt

Operands

None With parallel transfers

Encoding

27 22 19 16	0
0 0 0 0 0 0 0 0 0 0 Parallel transfers	

Description Instruction waits until an enabled interrupt occurs before proceding. If parallel transfers are coded then they will happen after the interrupt has occurred, but before the interrupt routine is executed.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

Syntax LCK

Operation wait for MIMD PPs to synchronise

Operands

None With parallel transfers

Encoding

0	16		. 9	3	2				 27	•			31	•
Parallel transfers	0	0	0	0	0 (	$\cdot$	•	•	•	0	0	0	0	

Description This instruction is used to begin a piece of MIMD synchronised PP code. It will cause the PP to wait until all the PPs indicated by 1s in the SYNC register are in sync with each other. The following instructions will then be fetched in-step with the other MIMD PPs. (Execution of the Address and Execute pipeline stages will occur as each successive instruction is synchronously fetched). ULCK will terminate synchronous code execution.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

LDcond \*An(mode).dst Syntax

\*src conditionally → dst Operation

Operands

cond A0-A7(mcde(g), <Dn, An, Xn, Pn>) No parallel Data Unit operation.

Addressing modes pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding

31	27	2322	21		1	18	1	61	5	11:	10	8	5	2	0
0 1 1 0	cond.	0 1	0	0	0	0	0	0	_ mod	0	cde	A	dst	Imm/	x

Description This instruction will conditionally load a Dn, An, Xn or Pn register from an indirect address generated from any Address register. (Mn, Qn, Cn or Ln cannot be directly loaded from memory except with a POP instruction). If specifying an immediate, then +/- 0 to 7 are available. If specifying an index register, then it must be in the same Address sub-unit as the Address register. If the address is non-aligned, then this will load only the lower byte(s). Note that if a register modify is specified then this will happen unconditionally. Only the actual load is conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modify but without loading a register.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected


LDIcond 16-bit immediate.dst


Operation 16-bit immediate conditionally loaded into dst

Operands

I,any No parallel transfers

Routing





**Encoding** 

31	27	2322	19 16	515 0
0 1 1	0 cond.	1 ded	e dst s	16 bit immediate

Description The 17-bit signed immediate is loaded into dst only if cond is true. The sign bit is extended through to bit 31.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

0

Syntax

LD 24-bit immediate.dst

Operation 24-bit immediate loaded into dst

Operands

I,LS No parallel transfers

I,PC No parallel transfers

Encoding

31

23

0001111.

24 bit immediate

Description Load the 24-bit immediate into either the Loop Start address register, or the Program Counter.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

Syntax LDcond \*Am(mode),dst1 || LD \*An(mode).dst2

Operation {I \*src1 conditionally (s.) dst1, \*src2 conditionally  $\rightarrow$  dst2}

Operands -

cond A0-A3(mode(g),Dm A4-A7(mode),Dn) No parallel Data Unit operation.

Addressing modes po

post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

27 232221 1615 1110 31 18 8 7 5 Encoding 2 0 0 1 1 0 N 0 0 0 0 0 1 mdg mdl 0 cond. 347 0 **A03** Dl

Description This instruction will conditionally load dst1 via the Global bus from an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will conditionally (same condition) load dst2 via the Local bus from an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independantly on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). The dsts must be D registers. Note that if register modifies are specified then these will happen unconditionally. Only the actual loads are conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modifies but without loading registers.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Examples 1 4 1

Syntax LDcond \*Am(mode), dst1 || ST src2, \*An(mode)

Operation (I \*src1 conditionally (s.) dst1, src2 conditionally (s.) \*dst2)

Operands

cond A0-A3(mode(g),Dm Dn,A4-A7(mode)) No parallel Data Unit operation.

Addressing modes post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

Encoding 31 27 232221 18 1615 1110 8 7 5 2 0

Description This instruction will conditionally load dstl via the Global bus from an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will conditionally (same condition) store src2 via the Local bus to an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independently on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). dstl and src2 must be D registers. Note that if register modifies are specified then these will happen unconditionally. Only the actual loads and stores are conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modifies but without loading or storing anything.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax LDUcond \*An(mode),dst

Operation \*src conditionally -> dst

**Operands** 

A0-A7(mode{g }, Dn ) No parallel Data Unit operation.

Addressing modes pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Description For use with non-aligned addresses. Conditionally loads the upper portion of a PP register from an indirect non-aligned address generated from any Address register. The destination PP register must be a D register. (Non-aligned loads are not supported to any other PP registers). If specifying an immediate then +/- 0 to 7 are available. If specifying an index register then it must be in the same Address sub-unit as the Address Note that if register modify is specified then this will happen unconditionally. Only the actual load is conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modify but without loading a register, register.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax LM1 src,dst


Operation bit number of left-most 1 in  $src \rightarrow dst$ 

Operands

D,D With parallel transfers

any, any No parallel transfers

Routing



00000

scde

dcde 0 0 0 0 0 0

Encoding

Description The bit number of the left-most 1 in src is loaded into dst.

SIC

dst

Status Bits N - Unaffected.

C - Unaffected.

0 0 0 0

V - Unaffected.

Z - 1 if src contained all zeros, 0 otherwise.

M Bits Unaffected


MOV src,dst


Operation src → dst

Operands

D,D With parallel transfers

Routing





Encoding

31	2	27	 22 :	19	16	•	C
0	0 0 0		 src	dst		Parallel transfers	

Description Any D register src is moved to any D register dst.

Status Bits N-1 if src is negative, 0 otherwise

C - Unaffected.

V - Unaffected.

Z - 1 if src is zero, 0 otherwise

M Bits

Unaffected

MOVcond src.dst

Operation src conditionally -> dst

Operands

cond any, any No parallel Data Unit operation.

Encoding

31			2	7	2.	322	21		:	18	:	16					11	8	5	2 (	)
0	1	1	0	cond.	Ţ	0 N	0	0	0	0	0	0	1	0	1	0	scde	dcde	SEC	dst	

Description This instruction will conditionally move any register src to any other register dst.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

Syntax MPY src1, src2.dst

Operation  $src1 \times src2 \rightarrow dst$ 

Operands

D,D,D With parallel transfers


any, D, any No parallel transfers


D, any, any No parallel transfers

D.I.D No parallel transfers

any, I, src i No parallel transfers

Routing





Encoding

31:	30			27					22	19	16				1	11	8	5	2		0
1		SI	c2	ŀ	•	•	•	•	srcl	dst	T	-		1	? 8.1	rallel	trans	fers			
1		SI	c2	·	•	٠	•		srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	1		•	•	•		srcl	dst	Н				1(	bit:	immedi	ate			
0	0	1	1	•	•		•		code	dst	H	Γ			1(	bit :	immedi	ate			

Description: The 32-bit product of the signed 16 LS bits of src1 and the signed 16 LS bits of src2 is loaded into dst. The immediate is assumed to be a signed 16-bit quantity.

Status Bits N-1 if negative result generated, 0 otherwise.

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

MPYU src1,src2,dst

Operation  $src1 \times src2 \rightarrow dst$ 

**Operands** 

D,D,D

With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D

No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

31			-	27					22 1	.9	16										0
1		SI	<b>c2</b>		•	•	•	•	srcl	dst.	Γ			1	? <b>a</b> :	railel	trans	fers			
1		SE	c2	·	•	•	•		srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	•	٠		•	•	srcl	dst	H				10	bit :	immedi	ate	<b>'</b>	-	
0	0	1	1	·	•	•	•		code	dst	н				10	bit i	immedi	ate			

Description The 32-bit product of the unsigned 16 LS bits of src1 and the unsigned 16 LS bits of src2 is loaded into dsr. The immediate is assumed to be an unsigned 16-bit quantity.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected


Syntax MPY src1,src2.dst1 || ADD src3.dst2

Operation  $src1 \times src2 \rightarrow dst1, dst2 + src3 \rightarrow dst2$ 

**Operands** 

D4-7,D0-3,D2-5,D0-3,D2-5 With parallel transfers

Routing



Encoding 31 2726 24 22 20 18 16 0

Description The 32-bit product of the signed 16 LS bits of src1 and the signed 16 LS bits of src2 is loaded into dst1. In parallel, the sum of src3 and dst2 is generated and loaded into dst2. Status bits are set according to the add result. The register range of the operands is subject to revision.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if carry occurs, 0 otherwise

V - 1 if overflow occurs, 0 otherwise

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected


Syntax MPY src1, src2, dst1 || SADD src3, dst2


Operation  $src1 \times src2 \rightarrow dst1$ ,  $dst2 + (src3 shifted by predefined amount) <math>\rightarrow dst2$ 

**Operands** 

D4-7,D0-3,D2-5,D0-3,D2-5 With parallel transfers

Routing





Encoding

ſ	1	1	0	1	1	sc3	ds2	scl	sc2	dsl		Parallel transfers	
3	1			- 3	27:	26	24	22	20	18 :	16	. 0	

Description The 32-bit product of the signed 16 LS bits of src1 and the signed 16 LS bits of src2 is loaded into dst1. In parallel, src3, shifted by a predetermined shift amount contained in the OPTIONS register, is added to dst2. The result is loaded into dst2. Status bits are set according to the add result. The register range of the operands is subject to revision.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if carry occurs, 0 otherwise

V - 1 if overflow occurs, 0 otherwise

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax MPY src1.src2.dst1 || SSUB src3.dst2


Operation  $src1 \times src2 \rightarrow dst1$ , dst2 - (src3 shifted by predefined amount)  $\rightarrow dst2$ 

**Operands** 

D4-7,D0-3,D2-5,D0-3,D2-5 With parallel transfers

Routing





Encoding

31	2726	24	22	20	18	16	. 0	
1 1 0	1 1 sc.	ds2	scl	sc2	dsl		Parallel transfers	

Description The 32-bit product of the signed 16 LS bits of src1 and the signed 16 LS bits of src2 is loaded into dst1. In parallel, src3, shifted by a predetermined shift amount contained in the OPTIONS register, is subtracted from dst2. The result is loaded into dst2. Status bits are set according to the subtract result. The register range of the operands is subject to revision.

Status Bits N - 1 if negative result generated, 0 otherwise.

C - 1 if carry occurs, 0 otherwise

V - 1 if overflow occurs, 0 otherwise

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected


MPY src1.src2.dst1 || SUB src3.dst2


Operation  $src1 \times src2 \rightarrow dst1, dst2 \cdot src3 \rightarrow dst2$ 

**Operands** 

D4-7,D0-3,D2-5,D0-3,D2-5 With parallel transfers

Routing





Encoding

Mar Graft

£4

Ħ 

Ō١ 

Ē

Description The 32-bit product of the signed 16 LS bits of src1 and the signed 16 LS bits of src2 is loaded into dst1. In parallel, the src3 is subtracted from dst2 and the result loaded into dst2. Status bits are set according to the subtract result. The register range of the operands is subject to revision.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if carry occurs, 0 otherwise

V - 1 if overflow occurs, 0 otherwise

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

MRGM src1,src2,dst

Operation src1 <merge> src2 -> dst

Operands

D,D,D

With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D.L.D

No parallel transfers

any, I, srci No parallel transfers

Routing



Encoding

313	30		:	27				2	22 1	L9	161	5			1	11	8	5	2		0
1		sr	c2	$\overline{\cdot}$			•	•	srcl	dst				1	282	rallel	tran	sters			
1		SI	c2	·		•	•	•	src1	dst	0	0	0	0	0	scdel	ded	scde2	0	0	0
0	1	1	1	$\overline{\cdot}$	٠	•	•	•	srcl	dst	H				10	bit :	immed	iate			
0	0	1	1		٠	•	•	•	code	det	H				10	5 bit :	immed	iate			

Description The ALU bits in the OPTIONS register are used to split the ALU into four seperate bytes, two seperate half-words, or one word. The 4, 2 or 1 least-significant M bits respectively are used to multiplex the individual portions of src1 and src2 into dst. Where an M bit is a 1 the portion of the result comes from src2, and where the M bit is a 0 the portion of the result comes from src1. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits

Unaffected

NAND src1, src2, dst

Operation src1 NAND src2 -> dst

**Operands** 

D,D,D

With parallel transfers

any,D,any No parallel transfers

D, any, any No parallel transfers


D,LD

No parallel transfers

any, I, src1 No parallel transfers

Routing





Encoding

13	30	27
1	sr	c2 .

src2

0 1 1 1

0 0 1 1

srcl

srcl

srcl

code

11 2 dst Parallel transfers dst 0 0 0 0 0 scde1 dcde scde2 0 0 0 dst H 16 bit immediate dst H 16 bit immediate

Description The NAND of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits

Unaffected

Syntax NEG src.dst

Operation 2s complement of src -> dst


Operands

D,D With parallel transfers

any, any No parallel transfers

Routing

Encoding



Description The 2s complement of src is loaded into dst.

Status Bits N - 1 if negative result generated, 0 otherwise.

C - 1 if a borrow occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

NEGB src,dst

Operation (2s complement of src) -  $C \rightarrow dst$ 

**Operands** 

D,D With parallel transfers

any, any No parallel transfers

Routing

Encoding

Description The 2s complement of src is decremented by 1 if the carry bit is set, and the result is loaded into dst.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if a borrow occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits

Unaffected

31

Syntax NOP

Operation No operation

31

**Operands** 

None

Encoding

27

16 11

0

Description No operation. It is actually coded as a conditional transfer, but where the transfer is the operand qualifier for a data unit. Only the indicated bits are decoded, the rest are don't care.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax N

NOR src1.src2.dst

Operation src1 NOR src2 -> dst

**Operands** 

D,D,D With parallel transfers


any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D No parallel transfers

any,I,src1 No parallel transfers

Routing





**Encoding** 

31.	30			27				_	22	19	16:	15			:	11	8	5		2		Œ
1		sr	c2		•	•	•	•	srcl	dst.				1	24:	rallel	tran	sters				
1		SE	c2	ŀ	•	•	•	•	srcl	dst	0	0	0	0	0	scdel	ded	e scd	2	0	0	0
0	1	1	1		٠	•	•	•	srcl	dst	H		*		10	bit :	immed	iate				_
0	0	1	1	ŀ	•	•	•	•	code	dst	H				10	bit:	med	iate	_	_		

Description The NOR of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax NOT src,dst

Operation (NOT src)  $\rightarrow$  dst


Operands

D,D With parallel transfers

any, any No parallel transfers

Routing

Encoding



Description The 1s complement of src is loaded into dst.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - 1 if zero result generated, 0 otherwise.

M Bits

Unaffected

NUM1 src.dst


Operation the number of Is in  $src \rightarrow dst$ 


Operands

D.D With parallel transfers

any, any No parallel transfers

Routing





Encoding

3 I			4	٠,				•	22	19	1.0				. 1	. 1	8		5			2		0
0	0	0	0	•	•	•	•	•	src	dst				F	az	allel	tra	nsi	e:	:3				
0	0	0	0	•	•	•	•		SIC	dst	0	0	0	0	0	scde	de	de	0	0	0	0	0	0

Description The number of 1s within src is counted and the result is loaded into dst.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - 1 if src contained all zeros, 0 otherwise.

M Bits Unaffected

Syntax OR src1, src2.dst

Operation src1 OR src2 -> dst

Operands

D,D,D With parallel transfers

any, D, any No parallel transfers


D,any,any No parallel transfers

D,I,D No parallel transfers

any, I, src1 No parallel transfers

Routing

code



16 bit immediate

**Encoding** 

,	31	30	2	7			2	22	1	19	16	15			:	11	8	5	2		0
	1	SIC	2		•	•		SI	cl	dst	T			1	Pa	rallel	trans	fers			
	1	src	2		•		•	SI	cl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
	0	1 1	ı .		•		•	SI	c1	dst	H				1	bit :	immedi	ate	ш		

Description The OR of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

dst

Status Bits N - Unaffected

C - Unaffected

0 0 1 1

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

ORN src1.src2.dst

Operation src1 OR (NOT src2) → dst

Operands

With parallel transfers D,D,D


any, D, any No parallel transfers

D, any, any No parallel transfers

D.I.D No parallel transfers

any, I, srci No parallel transfers

Routing



**Encoding** 

31:	30			2	7				:	22 1	.9	16	15			:	11	8	5	2		0:
1		31	:c2	2				•		srcl	det	T			ı	? <b>a</b> .i	rallel	trans	fers			
1		<b>3</b> I	:ca	2		•	•	•		src1	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	. :			•			•	srcl	dst	H				1	bit :	immedi	ate			
0	0	1	. :	ij		•	•		٠.	code	dst	H			"	1	6 bit	immedi	ate			

Description The OR of src1 with the 1s complement of src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax POPcond dst

Operation \*A7(1+m) conditionally  $\rightarrow dst$ 

Operands

cond <Mn,Qn,Cn,Ln> No parallel Data Unit operation.

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Description This instruction will conditionally POP from the stack into a Mn, Qn, Cn or Ln register. (Note that the assembler may support POPs to the other registers which can be supported with the normal LDcond instruction). The stack pointer A7 is post-incremented. Note that the Stack Pointer is unconditionally modified. Only the register load is conditional. In addition to the normal condition codes the condition "never" is also available. This allows the Stack Pointer to be incremented without actually popping into a register.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax PRET

Operation (IRET (s.) \*A7(-1m) conditionally)

**Operands** 

none No parallel Data Unit operation.

Encoding

31	27	23		11	6	11	8	5	2	0
0 1	1 0 unc	ond. 0 0	0 0 0	00	0 0 0	100	0 1 1 1	1 0 1	100	1

Description The value within the RET register is pushed onto the stack if the PC was loaded by either of the two previous instructions. This allows conditional calls to be supported. Theoretically this opcode format allows conditional conditional pushes of RET, but this won't be supported by the assembler.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

PUSHcond src

Operation src conditionally  $\rightarrow *A7(-1m)$ 

**Operands** 

cond <Mn,Qn,Cn,Ln> No parallel Data Unit operation.

Encoding

31		232										•		10				5	2		<u> </u>
0 1 1 0	cond.	0	N O	0	0	0	0	0	1	0	0	0	1	cde	1	1	1	dst	0	0	1

Description This instruction will conditionally PUSH from a Mn, Qn, Cn or Ln register to the stack. (Note that the assembler may support PUSHs of the other registers which can be supported with the normal STcond instruction). The stack pointer A7 is pre-decremented. Note however that the Stack Pointer is unconditionally modified. Only the register store is conditional. In addition to the normal condition codes the condition "never" is also available. This allows the Stack Pointer to be incremented without actually pushing anything onto the stack.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

RM1 src.dst


Operation bit number of right-most 1 in  $src \rightarrow dst$ 


Operands

With parallel transfers D.D

any, any No parallel transfers

Routing





Encoding 3

31	13	0		2	27			2	2	19	16				1	1	8	5			2		0
6	)	0	0	0				$\cdot$	SIC	dst	T			F	ar	allel	tran	sfe	rs				
7	)	0	0	0	·	•	•		src	dst	0	0	0	0	0	scde	dec	0	0	0	0	0	0

Description The bit number of the right-most 1 in src is loaded into dst.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - 1 if src contained all zeros, 0 otherwise.

M Bits

Unaffected

ROT srcl,src2\_dst

Operation src1 rotated left by amount in src2 -> dst

Operands

D,D,D With parallel transfers


any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D No parallel transfers

any, I, src1 No parallel transfers

Routing





**Encoding** 

31:	30		7	27			2	22 1	.9	16:	15			1	11	8	5	2		<u> </u>
1	Γ	ST	c2				٠	srcl	dst				1	?a:	rallel	trans	fers			
1	Γ	SI	c2			•		srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	1		•	•	•	srcl	dst	H				10	6 bit	immedi	ate			
0	0	1	1	Ī				code	dst	H				10	6 bit	immedi	ate			

Description src1 is left-rotated by the amount in the least-significant 5 bits of src2. The result is loaded into dst. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Set to the last value rotated out. 0 if rotated by 0.

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

SADD src1,src2,dst

Operation src1 + (src2 shifted by pre-defined amount) → dst

Operands

D,D,D With parallel transfers


any, D, any No parallel transfers

D, any, any No parallel transfers

D,I,D No parallel transfers

any,I,srci No parallel transfers

Routing



**Encoding** 

313	30	) 		. 2	27					22	19	16	15				11	8	5	2		0
1		51	FC	2	•		•	•	•	src:	l de	٤			1	241	rallel	trans	fers			
1		31	ce	2	•	•	•	•	•	src	l ds	٤ 0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	L.	1		•		٠	•	src	de	t H				10	bit :	imedi	ate	<u>.                                    </u>		
0	0	1	L	1		•	•	٠	•	code	ds	t H	T			10	5 bit :	immedi	ate			

Description src2 is shifted by the pre-defined shift amount in the OPTIONS register. This is then added to src1 and the result loaded into dst. The immediate is assumed to be unsigned, and before shifting, can be either the high or low half-word.

Status Bits N - 1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z-1 if zero result generated, 0 otherwise.

M Bits Unaffected

SETB src1.src2.dst

Operation  $src1[src2] := 1, src1' \rightarrow dst$ 

Operands

D,D,D With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D.I.D

No parallel transfers

any, I, srci No parallel transfers

Routing



**Encoding** 

<u></u>	, U			<i>- '</i>			- 1	42 1	.9	16.	12			-	1.1	8	5	2		0
1	:	SI	c2	·	•	•		srcl	dst				1	21	rallei	trans	fers			
1	:	3 E	c2	·	•	•	•	srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0.	0
0	1	1	1	·	•		•	srcl	dst	H				10	bit :	immedi	ate			
0	0	1	1				•	code	dst	н				10	5 bit :	immedi	ate	_		

Description The bit within src1 pointed to by the least-significant 5-bits of src2 is set to one. The result is loaded into dst. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - Set to 0?

M Bits

Unaffected

SL src1.src2.dst

Operation src1 shifted left by src2, 0 fill -> dst

**Operands** 

D,D,D With parallel transfers


any, D, any No parallel transfers

D, any, any No parallel transfers

D.I.D No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

31.	30		:	27				- 7	22 :	19	16	15			:	11	8	5	2		0
1		sr	c2			•		•	srcl	dst				1	?a.	rallel	trans	fers			
1		SI	c2		•	•			srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	•	٠	٠	•	•	srcl	dst	н				10	6 bit	immedi	ate			
0	0	1	1		•	•	•	٠	code	dst	H				10	6 bit	immedi	ate			

Description src1 is shifted left by the amount indicated in the least-significant 5 bits of src2. The least-significant bits are zero filled. The result is loaded into dst. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Set to the last value shifted out. 0 if shift amount was 0.

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits Unaffected

SRA src1.src2.dst

Operation

src1 shifted right by src2, sign extended → dst

Operands

D,D,D

With parallel transfers

any, D, any No parallel transfers


D,any,any No parallel transfers

D.I.D

No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

130
-----

27

11 8

2 0

	_	_	_	-	_		_		_					_								_
1		3		:2	٠	•	٠	•	•	srcl	dst				1	91	rallel	trans	fers			
1		<b>5</b> 2		:2					٠	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	l.	1	٠	•			٠	srcl	dst	н				16	bit:	immedia	ate	<u> </u>		
0	0	1	l.	1	•	•	•			code	dst	н				16	bit :	immedia	ate			

Description src1 is shifted right by the amount indicated in the least-significant 5 bits of src2.

The sign-bit is copied into the most-significant bits. The result is loaded into dst.

Only the least-significant 5 bits of the immediate are significant.

Status Bits N-1 if negative result generated, 0 otherwise.

C - Set to the last value shifted out. 0 if shift amount was 0.

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits

Unaffected

SRL src1,src2.dst

Operation src1 shifted right by src2, 0 fill  $\rightarrow dst$ 

**Operands** 

D,D,D

With parallel transfers

any, D, any No parailel transfers


D, any, any No parallel transfers

D,I,D

No parallel transfers

any, I, src1 No parallel transfers

Routing



Encoding

3130

27

22

11

	_								-						•		•	5	4		U
1		SI	<b>c</b> 2	Ŀ	•		•	•	srcl	dst				1	2 8.1	rallel	trans	fers			
1		SE	c2	ŀ	•	•	•	•	srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	1			•	•	•	srcl	dst	н				1	5 bit i	immedi	ate	<b></b>		
0	0	1	1			•	•	•	code	dst	н				10	5 bit i	mmedi	ate			

Description src1 is shifted right by the amount indicated in the least-significant 5 bits of src2. The most-significant bits are zero filled. The result is loaded into dsr. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Set to the last value shifted out. 0 if shift amount was 0.

V - Unaffected

Z-1 if zero result generated, 0 otherwise.

M Bits

Unaffected

SSUB src1.src2.dst

Operation src1 - (src2 shifted by pre-defined amount) -> dst

Operands

D.D.D

With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D,I,D

No parallel transfers

any, I, srci No parailei transfers

Routing



**Encoding** 

J1.	30		•	• /							10.	13			•	r T	0	3	4		U
1		SI	<b>c2</b>			•	•		srcl	dst	Τ			1	28:	rallel	trans	fers			
1		SI	<b>c2</b>			•		•	srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	1	·	•	•	•	·	srcl	dst	н				1(	bit i	immedia	ate			
0	0	1	1	•		•	•		code	dst	H				1(	6 bit :	immedia	ate			

Description src2 is shifted by the pre-defined shift amount in the OPTIONS register. This is then subtracted from src1 and the result loaded into dst. The immediate is assumed to be unsigned, and before shifting, can be either the high or low half-word.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z-1 if zero result generated, 0 otherwise.

M Bits

Unaffected

STcond dst.\*An(mode)

Operation src conditionally  $\rightarrow *dst$ 

Operands

cond A0-A7(mode(g), <Dn, An, Xn, Pn>) No parallel Data Unit operation.

Addressing modes

pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding

31	. 2		232										10	-		5	2 0	
0	110	cond.	0	N	0	0	0	0	0	0	mod	1	cde	,	١.	dst	Imm/X	

Description This instruction will conditionally store a Dn. An. Xn or Pn register to an indirect address generated from any Address register. (Mn, Qn, Cn or Ln cannot be directly stored to memory except with a PUSH instruction). If specifying an immediate then +/- 0 to 7 are available. If specifying an index register then it must be in the same Address sub-unit as the Address register. If the address is non-aligned, then this will store only the lower byte(s). Note that if a register modify is specified then this will happen unconditionally. Only the actual store is conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modify but without storing a register.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

Syntax STcond src1,\*Am(mode) || LD \*An(mode).dst2

Operation [I src1 conditionally (s.) \*dst1, \*src2 conditionally \( \rightarrow \) dst2]

Operands

cond Dm.A0-A3(mode{g} A4-A7(mode),Dn) No parallel Data Unit operation.

Addressing modes

post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register

with Address register modify

indirect without indexing

232221 18 1615 1110 Encoding 31 0 0 N 0 0 0 0 0 1 mdg mdl 0 0 1 1 0 cond. 1 A47 A03 Dq Dl

Description This instruction will conditionally store src1 via the Global bus to an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will conditionally (same condition) load dst2 via the Local bus from an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independantly on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). src1 and dst2 must be D registers. Note that if register modifies are specified then these will happen unconditionally. Only the actual store and load are conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modifies but without loading or storing anything.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax STcond  $src1,*Am(mode) \parallel ST src2,*An(mode)$ 

Operation [I src1 conditionally [s.] \*dst1, src2 conditionally [s.] \*dst2]

Operands

cond Dm,A0-A3(mode(g) Dn,A4-A7(mode)) No parallel Data Unit operation.

Addressing modes

post-increment by 1 with Address register modify

pre-decrement by I with Address register modify

post-increment by A reg's associated indeX register

with Address register modify

indirect without indexing

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Description This instruction will conditionally store src1 via the Global bus to an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will store src2 via the Local bus to an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independantly on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). src1 and src2 must be D registers. Note that if register modifies are specified then these will happen unconditionally. Only the actual stores are conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modifies but without storing anything.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

Syntax STUcond src,\*An(mode)

Operation src → \*dst

Operands

<Dn,An,Xn,Pn>,A0-A7(mode(g)) No parallel Data Unit operation.

Addressing modes

pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding 27 232221 18 1615 1110 8 2 0 0 1 1 0 cond. ONOO 0 00 1 mod 1 cde dst Imm/X

Description For use with non-aligned addresses. Conditionally stores the upper portion of a PP register to an indirect non-aligned address generated from any Address register. The source register must be one of Dn, An, Xn or Pn. (Non-aligned stores are not supported for any other PP registers). Note that if register modify is specified then this will happen unconditionally. Only the actual store is conditional. In addition to the normal condition codes the condition "never" is also available. This allows Address register modify but without loading a register. If specifying an immediate then +/- 0 to 7 are available. If specifying an index register then it must be in the same Address sub-unit as the Address register.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

SUB src1.src2.dst

Operation src1 - src2 → dst

Operands

D,D,D With parallel transfers

any.D,any No parallel transfers


D,any,any No parallel transfers

D.I.D

No parallel transfers

any, I, srci No parallel transfers

Routing



Encoding

313	30	)	-	27			_	22	19	16	15				11	8	5	2		0
1	L	SI	c2	Ŀ	٠	•	•	srcl	dst	T			1	Pa	rallel	trans	fers	-		
1		sr	<b>c2</b>	ŀ			•	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	•	•	•	•	srcl			_			_	bit .			<u> </u>		
0	0	1	1			•	٠	code	dst	H				16	bit:	immedi	ate			_

Description src2 is subtracted from src1 and the result is loaded into dst. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N-1 if negative result generated, 0 otherwise.

C - 1 if a carry occurs, 0 otherwise.

V-1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

SUBB src1.src2.dst

Operation src1 - src2 - C → dst

Operands

D,D,D With parallel transfers


any, D, any No parallel transfers

D.any, any No parallel transfers

D.I.D No parallel transfers

any, I, src1 No parallel transfers

Routing



**Encoding** 

31.	30		2	27				2	22 :	19	16:	15			. 1	11	8	5	2		0
1		SI	:2	·	•	•	•	•	srcl	dst				1	2 2.2	rallel	trans	fers			
1		SI	=2					•	srcl	dst	0	0	0	0	0	scdel	dcde	scde2	0	0	0
0	1	1	1	·	•	٠			srcl	dst	н				1	6 bit	immedi.	ate			
0	0	1	1			•			code	dst	Н	Π			1	6 bit	immedi	ate			

Description (src2 + the Carry bit) is subtracted from src1 and the result is loaded into dst. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - 1 if negative result generated, 0 otherwise.

C - 1 if a borrow occurs, 0 otherwise.

V - 1 if an overflow occurs, 0 otherwise.

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax SUBM src1.src2.dst

Operation src1 ---/-- src2 -- dst

Operands

D,D,D With parallel transfers

any, D. any No parallel transfers

D, any, any No parallel transfers

D.I.D No parallel transfers

any I, src1 No parallel transfers

Routing



Encoding

313	30			21				 		101				- 4		•	J	<u>.</u>		U
I		sr	c2	1.		•		srcl	dst				1	2	rallel	trans	fers	•		
1		31	c2					srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1					srcl	dst	н				1	bit :	immedi	ste		•	
0	0	1	1	T			•	code	dst	н				1	6 bit.	immedi	ate			

Description The ALU bits in the OPTIONS register are used to split the ALU into four seperate bytes, two seperate half-words, or one word. Each portion of src2 is subtracted from the corresponding portion of src1, and the result(s) stored in dst. The individual borrows are stored into the 4, 2 or 1 least-significant M bits respectively. The immediate is assumed to be unsigned, and can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits The borrows from the individual subtractions are stored in the least-significant 4, 2 or 1 M bits, according to the ALU option bit values.

TSTB src1.src2.dst

Operation src1[src2] is tested for 1

Operands

D,D,D With parallel transfers

any, D. any No parallel transfers


D.any.any No parallel transfers

D.I.D

No parallel transfers

any, I, srci No parallel transfers

Routing



**Encoding** 

31:	30		:	27				_ 2	22	19		1	161	1.5			1	11	8			5	2		0
1		s r	c2			•			srcl	0	0	0				1	28.1	callel	tı	ca:	15	fers			
1		SI	c2	•		•		•	srcl	0	0	0	0	0	0	0	0	scdel	0	0	0	scde2	0	0	0
0	1	1	1	·		•	•	•	szci	0	0	0	н				10	bit :	im	ne (	11:	ate			
0	0	1	1		•	•	•		code		SI	c1	н				10	bit .	im	ne (	di	ate			

Description The bit within src1 pointed to by the least-significant 5-bits of src2 is tested for one. The Z status bit is set to 1 if the bit was zero, 0 otherwise. Only the least-significant 5 bits of the immediate are significant.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if bit was zero, 0 otherwise

M Bits

Unaffected


**ULCK** 

Operation unlock MIMD PPs from each other

Operands

None With parallel transfers

Routing



Encoding

<u> </u>	16		. 9	1		22	2		 27	3			1
Parallel transfers	0	0	0	0	0	0	•	•	·	0	0	0	0

Description Instruction unlocks the MIMD PPs from each other. They then resume independant instruction execution on the next instruction fetch.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits

Unaffected

XNOR src1.src2.dst

Operation src1 XNOR src2 -> dst

Operands

D,D,D

With parallel transfers

any, D, any No parallel transfers


D, any, any No parallel transfers

D.I.D

No parallel transfers

any, I, srcl No parallel transfers

Routing



Encoding

3130

22 19 1615

313	3(	0		7	27				2	2 1	19	161	. 5			1	.1	8	5	2		0
1		5	ır	:2		•			•	srcl	dst				1	281	allel	trans	fers			
1	Ī	5	r	:2		•	٠	•	•	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0		1	1	1	·	٠	٠	•		srcl	dst	H				10	5 bit :	immedi	ate			
0	1	0	1	1	•	•	•			code	dst	н				10	5 bit	immedi	ate			

Description The exclusive NOR of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits

Unaffected

Syntax XOR src1.src2.dst

Operation src1 XOR src2 -> dst

Operands

D.D.D With parallel transfers


any.D.any No parallel transfers

D.any, any No parallel transfers

D,I,D No parallel transfers

any.I.srci No parallel transfers

Routing



Encoding

313	0		- 7	27				2	22 :	19	161	. 5			1	11	8	5	2		0
1		sr	c2				•		srcl	dst				I	? <b>a</b> .1	rallel	trans	fers			
1		JI	c2		•	•	•	٠	srcl	dst	0	0	0	0	0	scdel	dede	scde2	0	0	0
0	1	1	1	·	•		•		srcl	dst	н				1 (	bit :	immedi	ate	_		
0	0	1	1	·		•	•	•	code	dst	н				10	bit :	immedi	ate	-		

Description The exclusive OR of src1 and src2 is loaded into dst. The immediate can be either the high or low half-word.

Status Bits N - Unaffected

C - Unaffected

V - Unaffected

Z - 1 if zero result generated, 0 otherwise.

M Bits Unaffected

Syntax || LD \*Animode).dst

Operation \*src → dst

Operands

A0-A7(mode(g ),<Dn.An.Xn.Pn> ) With parallel Data Unit operation

Addressing modes pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding 31 27 232221 18 1615 1110 8 5 2 2

Data Unit operation 0 mod 0 cde A dst Imm/X

Description In parallel with a (D register) Data Unit operation will load a Dn, An, Xn or Pn register from an indirect address generated from any Address register. (Mn, Qn, Cn or Ln cannot be directly loaded from memory except with a IIPOP instruction). If specifying an immediate then +/- 0 to 7 are available. If specifying an index register then it must be in the same Address sub-unit as the Address register. If the address is non-aligned, then this will load only the lower byte(s).

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || LD \*Am(mode),dst1 || LD \*An(mode),dst2

Operation \*src1 → dst1 || \*src2 → dst2

Operands

A0-A3(mode{g }).Dm A4-A7(mode).Dn ) With parallel Data Unit operation.

Addressing modes post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

**Encoding** 

31	27	232221	18	161	15		11:	10	8	7	5	2	0
	Data Uni	t operation		1	mdg	mdl	0	A47	0	A03	Dд	נם	

Description In parallel with a (D register) Data Unit operation, will load dst1 via the Global bus from an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will load dst2 via the Local bus from an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independantly on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). The dsts must be D registers.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || LD \*Am(mode),dst1 || ST src2.\*An(mode)

Operation \*src1 \rightarrow dst1 || src2 \rightarrow \*dst2

Operands

A0-A3(mode(g),Dm Dn,A4-A7(mode)) With parallel Data Unit operation.

Addressing modes post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

Encoding 31 27 232221 18 1615 1110 2 7 5 2 0

Data Unit operation 1 mdg mdl 0 A47 1 A03 Dg D1

Description In parallel with a (D register) Data Unit operation, will load dst1 via the Global bus from an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will store src2 via the Local bus to an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independently on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). dst1 and src2 must be D registers.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || MOV src.dst

Operation  $src \rightarrow dst$ 

Operands

any.any With parallel Data Unit operation

Encoding

31	27	232221	16	11	8	5	2 0
	Data Uni	it Operation	010:	0 scde	dcde	SIC	dst

Description In parallel with a (D register) Data Unit operation, will move any register src to any other register dst.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

 Syntax
 | POP dst

 Operanon
 \*A7(1+m) → dst

 Operands

 < Mn,Qn,Cn,Ln> With parallel Data Unit operation

 Encoding
 31
 27
 232221
 18
 1615
 1110
 8
 5
 2
 0

 Data Unit operation
 0 1 0 0 0 0 cde 1 1 1 dst 0 0 1

Description In parallel with a (D register) Data Unit operation, will POP from the stack into a Mn, Qn, Cn or Ln register. (Note that the assembler may support IPOPs to the other registers which can be supported with the normal ILD instruction). The stack pointer A7 is post-incremented.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax ||PRET

Operanon (I RET (s.) \*A7(-1m) conditionally)

Operands

none With parallel Data Unit operation.

Encoding

31 1	. 6				1	1			8			5			2		)
Data Unit Operation	0	0	0	1	0	0	0	1	1	1	1	0	1	1	0	0	1

Description In parallel with a (D register) Data Unit operation, the value within the RET register is pushed onto the stack if the PC was loaded by either of the two previous instructions. This allows conditional calls to be supported.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax II PUSH src

Operation  $src \rightarrow *A7(-Im)$ 

Operands

<Mn,Qn,Cn,Ln> With parallel Data Unit operation

Encoding

31	27	232221	18	161	15				11:	10	8			5	2		0
	Data Un	it operation	3	0	1	0	0	0	1	cde	1	1	1	dst	0	0	1

Description In parallel with a (D register) Data Unit operation, will PUSH from a Mn, Qn, Cn or Ln register to the stack. (Note that the assembler may support IIPUSHs of the other registers which can be supported with the normal IIST instruction). The stack pointer A7 is pre-decremented.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || ST src.\*An(mode)

Operation src → \*dst

Operands

A0-A7(mode{g },<Dn.An.Xn,Pn> ) With parallel Data Unit operation

Addressing modes pre- or post-indexing

+/- 3 bit immediate or +/- an indeX register

modify Address register, or leave unaltered

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Data Unit operation 0 mod 1 cde A dst Imm/X

Description In parallel with a (D register) Data Unit operation will store a Dn, An, Xn or Pn register to an indirect address generated from any Address register. (Mn, Qn, Cn or Ln cannot be directly stored to memory except with a #PUSH instruction). If specifying an immediate then +/- 0 to 7 are available. If specifying an index register then it must be in the same Address sub-unit as the Address register. If the address is non-aligned, then this will store only the lower byte(s).

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || ST src1,\*Am(mode) || LD \*An(mode) dst2

Operation src1 → \*dst1 || \*src2 → dst2

Operands

Dm,A0-A3(mode g ) A4-A7(mode),Dn ) With parallel Data Unit operation, or

Addressing modes post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Data Unit operation 1 mdg mdl 1 A47 0 A03 Dg D1

Description In parallel with a (D register) Data Unit operation, will store src1 via the Global bus to an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will load dst2 via the Local bus from an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independently on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). src1 and dst2 must be D registers.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

Syntax || ST src1.\*Am(mode) || ST src2.\*An(mode)

Operation src1 → \*dst1 || src2 → \*dst2

**Operands** 

Dm,A0-A3(mode(g) Dn,A4-A7(mode)) With parallel Data Unit operation, or

Addressing modes post-increment by 1 with Address register modify

pre-decrement by 1 with Address register modify

post-increment by A reg's associated indeX register with Address register modify

indirect without indexing

Encoding 31 27 232221 18 1615 1110 8 5 2 0

Data Unit operation 1 mdg mdl 1 A47 0 A03 Dg D1

Description In parallel with a (D register) Data Unit operation, will store src1 via the Global bus to an indirect address generated from an Address register in the Global sub-unit (A0-A3). In parallel with this it will store src2 via the Local bus to an indirect address generated from an Address register in the Local sub-unit (A4-A7). Indirect, post-increment by 1, pre-decrement by 1 and post-increment by X addressing modes are supported independently on the two buses. The indeX register(s) used have the same subscript(s) as the Address register(s). src1 and src2 must be D registers.

Status Bits N - Unaffected.

C - Unaffected.

V - Unaffected.

Z - Unaffected.

M Bits Unaffected

